by the reversal transformation T, we can restrict rd0) < m(L -l) without missing any equivalent code group. Therefore, enumeration need only be carried out for m(L -l): rn(O),..., tV -1 and for nr(0) :0, 1,...,lV -L Graphically, imagine that the points with n(0) and m(L -l) as ,x and y co-ordinates, respectively, are plotted. Divide the square just covering the N x N grid points into two rightangled isosceles triangles with the hypotenuses lying on the line -r : 1'. The suggested method of enumeration counts only those points that fall on or inside the upper triangle. Furthermore, for t??(0): m(L -l), we can reduce the range of [rn(l), m(L -2)] in the same way. This idea may be extended recursively as follows. If a flag is set whenever m(k):m(L -I -k) for 0 < k < n, the search range of fm(n + l), m(L -n)] can be reduced when the flag is set; otherwise the full range must be considered. Let the reduced ranges of m(n * l) and m(L -n) be from dna 7 lo bn* , and lrom ar-n to br-n, respectively. It is not difllcult to see that a suffrcient and necessary condition for the above enumeration method to work without ignoring any point modulo 1i is an+t S ar-, and bn+r S br-n. In other words, we require the upper right and the lower lelt corners of the rectangle, which just covers the grid points corresponding to the reduced search range, to fall on or inside the upper triangle. Now, we re-label the ordered sequence m(0), m(L -1), m(1),
of p(n * l) can be reduced to 0 < p(n + l\ < Nl2.Our definition of normalisation suggests m(0) : m(1) :0, which implies c(0) : 612; : l. This means we may ignore the flags c(0) and c(2) as they are always set. It remains to determine if the method here is compatible with that described in the previous paragraph. For 0 < k < Nl2, c(2k + 1): I only if c(.2k): t. This implies that the restriction m(L -n) < N /2 occurs only if the restriction n(n * l) < N 12 has already occurred. The sufficient condition that b,nr 3 b.-, is thus always satisfied.
In conclusion, all techniques mentioned in this Section can be incorporated harmoniously into a single program. Nonetheless, the techniques which take advantage of \ and \ simply guarantee that at least one code in an equivalent code group must be encountered in the search process. To determine the total number of best codes, the code group U(rn) induced by the group with generators 4, 1i are computed for each code rn in the output of the search; then all codes in U(ml are normalised according to eqn. 2, and the duplicates are eliminated by sorting; we call this the normalise-and-eliminate procedure. The number Nu of distinct normalised elements in G(rr) is thus determined. The lexicographically smallest code is stored, together with Nu, as the root of G(rn). The normaliseand-eliminate procedure is then applied to the list of roots to determine the number of distinct roots. The total number of best normalised codes can be calculated by summing the numbers No associated with all the roots. This number times N2 gives the total number of best codes.
We observed that our implemented algorithm has a speedup factor of -2N2.It means that the last two methods roughly improved the efliciency by a factor of 2. This may be due to the overhead involved in updating the flags. Howevor, this improvement can be critical for computationally intensive tasks (and when you want to halve the computation time). For example, the application in the following Section has saved about 20 days usage offive workstations. We have implemented an enumeration algorithm incorpi rating all the techniques described in preceding Section. As a application example, the determination of all Barker codes t length l6 having the smallest possible alphabet, a computi tionally intensive task, is considered. First, applf ing our ent meration algorithm to the five-and seven-phase cases, \\ have found no Barker codes. Combining with the result i Reference 2, the minimum alphabet size of l6-term Barke codes must be 8. We then apply our algorithm to eight-phas Barker codes. The task is divided into five (according t m(2\ :0. l, 2, 3, 4), each taking an almost 20 day run on DECstation 5000/125. The result is that there exists only on eight-phase Barker code of length l6 modulo Gr (the grou generated by the set of sidelobe-invariant transformations i A CMOS current-mode winner-take-all circuit is presented. Its operation is discussed and simulation results are reported. The circuit contains both exsitatory and inhibitory feedback; as a result, the circuit has higher resolution and speed than an existing current-mode winner-take-all circuit.
Introduction: The winner-take-all (WTA) circuit, which chooses a winner from a group of input signals, is a basic and important building block for neural network hardware realisation. A current-mode (CM) MOS implementation of the WTA function was first introduced by Lazaro et al.llf and has been used by others both in the weak inversion region [2] and in the strong inversion region [3] . We present a modified version of the Lazzaro WTA circuit which visibly improves resolution and speed performance. Early effect. The decrease of I{ reduces the gate to source voltages of all M2, transistors, hence decreasing the current through every M2, transistor. As the summation of currents through all M2 transistors is constant, equal to 1", the current through M2^ increases. To accommodate this increment, the gate to source voltage of M2^ is forced to increase; consequently, the output of cell n increases. As a result of the competition, the cell which receives the largest input current f., has the highest output voltage V^.If the difference between /. and any f, is large enough, only Ml^ and M2^ stay in the saturation region; all Ml, enter the ohmic region, and all M2, enter the cutoff region. In other words, only V^ stays at a high saturation level, and all other I{ decrease to near ground level.
As stated above, the Lqzzaro WTA circuit accomplises the WTA function by inhibitory competition among cells, i.e. each cell suppresses the outputs of all other cells, but cannot excite itself. This means that the final outputs of the circuit are solely decided by the input conditions. A small/large difference between the winner's input and other cells' inputs results in smalllarge difference between the winner's output and other cells' outputs. To yield large separation of the signals, at least a l0% difference between the winner's input and any other input is required in the Lazzaro WTA circuit, making its resolution equal to 10%. Such a resolution may be insufficient for certain applications. Some authors [3] suggested that the resolution could be improved by increasing the size of the M, transistors (both width and Iength). However, this would lower the circuit speed.
Based on the Lazzaro WTA circuit, we developed a modified version which enhances the resolution and speed performance by introducing excitatory feedback. . which construct a current mirror. The purpose of adding the current mirror is to introduce excitatory feedback to every cell. As discussed previously, if /. is the largest input current, the current through M2^ will increase, while the currents through all M2, (i # m) will decrease. The current mirror of each cell copies the current through its M2 into its Ml. Hence, the current through Ml. grows larger whereas the currents through M1, become smaller. After the current provided by transistor lv[ r, the bias current 10, is totally copied into Ml-, the circuit stops competition. The current through M|. is I^+ IB and the currents through Ml, are I,. Compared to the Lazzaro circuit, the current difference between the winner Ml transistor and other Ml transistors is enlarged by I,. By properly choosing 1r, the modified WTA circuit is able to separate the winner and losers clearly when the input difference between the winner and others is small (less than ELECTRONICS LETTERS l3th Mav 1993 Vot.29 No. t0 10%). Meanwhile, the excitatory feedback is helpful in speeding up the competition procedure. By introducing excitatory feedback, the modified WTA circuit yields higher resolution and speed compared to the original circuit. On the other hand, the positive feedback may cause the circuit to become stuck in a stable state from which it is diffrcult to 'escape'.
Therefore, a reset of the circuit is required each time before the competition starts. This can be easily accomplished by attaching a control signal at the gate of transistor M". Before the competition starts, the gate of M " is connected to the ground, and the feedback path is shut off. The output of each cell is decided by its input current, and the circuit is ready for competition; then the gate of M o is connected to a voltage I/" whose value is determined by the required I ", and the competition begins. The gate of M" must be connected to VB during the entire competition procedure.
Simulation results: To verify the above analysis, the performance of both the modified WTA circuit and the Lazzaro WTA circuit has been simulated using PSpice. The level4 MOS model (BSIM) parameters provided by MOSIS for a typical 2pm CMOS process were used in all simulation runs. All the nMOS transistors have the same size (W\L)N: 51tml5 pm, and all the pMOS transistors also have the same size (WlL)r: l5pml5pm. Voo and V" are set to 5V and 1 '5 V, respectively. 50'5pA and It:501A were used. Because /, is greater than .lt, cell I is supposed to be the winner and cell 2 the loser. The difference between the winner's input and the loser's input is l%. As shown in Fig. 2 , for the lazzaTs WTA circuit, the difference between the winner's output and the loser's output is just -0.4V, which indicates that the Lazzaro circuit cannot distinctly separate the winner and the loser for such a small input difference. On the other hand, the modified WTA circuit is able to separate the winner and the loser clearly. The output of the winner is higher than 4 V and the output of the loser is lower than I V. To achieve a similar separation level. the Lazzaro circuit requires a larger input difference. Fig. 4 shows the transient responses of both circuits when 1, :60/rA and I z : 50 pA. This time. the Lazzaro circuit is capable of pulling the winner's output above 4 V and pushing the loser's output below I V. It takes -l5ns for the circuit to reach the stable state. However, under the same input conditions, the modified circuit needs -l0ns to finish the competition. It means that the modified WTA circuit is laster than the orisinal WTA circuit for the same input conditions. Summary and conclusion: We have presented a modified current-mode CMOS WTA circuit based on the Lazzaro WTA circuit and described its operation. Because both excitatory and inhibitory feedback exists in the modified circuit, the circuit resolution and speed are significantly improved. By transmitting trains of 2ra bit pseudorandom words in a recirculating loop containing strong, sliding-frequency guiding filters, 'crror-free' (measured BER < l0-t) soliton transmission at l0Gbit/s, single channel, and at 20cbit/s in a two channel WDM is demonstrated, over paths as great as 20000 km and l3 000km, respectively.
In ultralong distance soliton transmission, the limit to singlechannel bit rate is set by jitter in pulse arrival times. That jitter can be reduced through the use of narrowband frequency-guiding fi,lters, periodically distributed along the 910 transmission line [1, 2] . Because, with fixed-frequency filters, extra gain must be employed to offset the loss the solitons experience from passage through the filters, amplifier spontaneous emission noise rises exponentially with distance. This tends to put a limit on the maximum usable filter strength, and hence on the practically attainable reduction in jitter. In earlier transmission experiments [3] , for example, the filter producing the minimum error rate was just strong enough to reduce the standard deviation in the timing jitter by about a half in the transpacific distance of -l0Mm (10000km). In a recent paper [4], however, we have shown how that limitation can be overcome by gradually translating the peak frequency of the filters with distance along the transmission line. That is, with such 'sliding-frequency guiding filters' we create a transmission line that is opaque to noise for all but a small final fraction of its length, yet remains transparent to solitons. Consequently, the filters can be made much stronger, with a correspondingly large reduction in jitter (standard deviation less than 2 ps at l0 Mm) [4], dnd a correspondingly large increase in single-channel bit rate. In this Letter, we report the first experimental demonstration of high bit rate transmission using such strong, sliding-frequency filters.
Similar to our earlier experiments [3] , the recirculating loop contained three -26 km fibre spans and three erbium amplifiers, but this time the path average D was reduced to 0'45 ps/ nmkm at ), -1557nm, and each amplifier was followed by a sliding filter. The filters, l'5mm air gap, R:9o/o etalons (for response function, see Fig. 1 ), were mechanically ganged together and tuned ('slid') by a common, ramp-driven piezoelement, at rates (not critical) of -6GHzlMm. Measured polarisation dispersion for the entire loop was a low 0.09 ps/kmt/2. 
